Fault Diagnosis And Residue Stage Redesign For An 8 Bit 20 Msamples S Pipelined Analog To Digital Converter In 05mum Cmos
Download Fault Diagnosis And Residue Stage Redesign For An 8 Bit 20 Msamples S Pipelined Analog To Digital Converter In 05mum Cmos full books in PDF, epub, and Kindle. Read online free Fault Diagnosis And Residue Stage Redesign For An 8 Bit 20 Msamples S Pipelined Analog To Digital Converter In 05mum Cmos ebook anywhere anytime directly on your device. Fast Download speed and no annoying ads.
Author |
: Amol Deshmane |
Publisher |
: |
Total Pages |
: 148 |
Release |
: 2007 |
ISBN-10 |
: OCLC:192028888 |
ISBN-13 |
: |
Rating |
: 4/5 (88 Downloads) |
Synopsis Fault Diagnosis and Residue Stage Redesign for an 8-bit 20 MSamples/S, Pipelined Analog-to-digital Converter in 0.5[mu]m CMOS by : Amol Deshmane
Author |
: Deepan Sheth |
Publisher |
: |
Total Pages |
: 78 |
Release |
: 2008 |
ISBN-10 |
: OCLC:318988754 |
ISBN-13 |
: |
Rating |
: 4/5 (54 Downloads) |
Synopsis Fault Diagnosis and Sub-ADC Redesign for an 8-bit 20 Msamples/s Pipelined Analog-to-digitatl Converter in 0.5-um CMOS Process by : Deepan Sheth
Author |
: Nicholas Thomas Martin |
Publisher |
: |
Total Pages |
: 88 |
Release |
: 2011 |
ISBN-10 |
: OCLC:774691859 |
ISBN-13 |
: |
Rating |
: 4/5 (59 Downloads) |
Synopsis Fault Diagnosis and Comparator Redesign for an 8-bit 20ms/s Calibrated Pipelined Analog-to-digital Converter in 0.5um CMOS by : Nicholas Thomas Martin
This project is a fault diagnosis and redesign effort for an 8-bit 20-MS/s pipelined analog-to-digital converter designed and fabricated in a 0.5 (micro)m CMOS process technology. This integrated circuit was designed using a 1.5 bit/stage pipelined architecture and uses seven stages, which forms the most critical part of the chip referred to as the 'pipeline core'. From the information received from the advisors of the previous team, the comparator included an adjustable reset time design-for-test (DFT) feature, but test results indicated minimal adjust range of the reset time.My part of this project was focused on the diagnosis and redesign of the comparator located within the Sub-ADC of the pipeline core.
Author |
: Haoyue Wang |
Publisher |
: |
Total Pages |
: 220 |
Release |
: 2008 |
ISBN-10 |
: UCAL:X81260 |
ISBN-13 |
: |
Rating |
: 4/5 (60 Downloads) |
Synopsis Nested Digital Background Calibration of a 12-bit Pipelined ADC Without an Input SHA by : Haoyue Wang
Author |
: Sudipta Sarkar |
Publisher |
: |
Total Pages |
: |
Release |
: 2017 |
ISBN-10 |
: OCLC:1020286344 |
ISBN-13 |
: |
Rating |
: 4/5 (44 Downloads) |
Synopsis Background Analog and Digital Calibration Techniques for Pipelined ADC's by : Sudipta Sarkar
A digital background calibration technique to treat capacitor mismatch, residue gain error and nonlinearity in a pipelined analog-to-digital converter (ADC) based on the split-ADC architecture (J. McNeill et al., “Split ADC architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC,” IEEE J. of Solid-State Circuits, vol. 40, pp. 2437-2445, Dec. 2005) is reported. Although multiple works have been reported before on the split-calibration of pipelined analog-to-digital converters, none of them is comprehensive, i.e., capacitor mismatch, residue gain error and nonlinearity are never treated in one work at the same time. We, for the first time, recognize the multistage pipelined ADC with residue non-linearity calibration as a Nonlinear Least Squares problem. Behavioral simulation results demonstrate the efficacy of the technique, in which the signal-to-noise-and-distortion ratio (SNDR) and spurious-free-dynamic-range (SFDR) performance of a 15-bit split-pipelined ADC are improved from 42 dB and 50 dB to 88 dB and 102 dB on average, respectively. Secondly, an 8b, 1.3/1.39GS/s, 7/8.1mW two-step ADC is presented that introduces a single reference comparator based background comparator offset calibration technique. This work employs a dual-residue based inter-stage redundancy scheme to relax residue amplifier specifications (and enable high-speed operation at 0.85V supply) in a two-step ADC. Comparator offset calibration is implemented through body biasing with an area-efficient 8b offset calibration DAC. A prototype in 28nm Complementary Metal Oxide Semiconductor (CMOS) achieves 6.8 effective number of bits (ENOB) and 50fJ/c-s at DC and 6.3 ENOB and 68fJ/c-s at Nyquist, at a sample rate of 1.3GS/s. The measured SNDR/SFDR improve from 29.2/40.7dB to 42.6/57.7dB after calibration. The active area is 0.05mm2.